Abstract-We discuss BioThreads, a novel, configurable, extensible system-on-chip multiprocessor and its use in accelerating biomedical signal processing applications such as imaging photoplethysmography (IPPG). BioThreads is derived from the LE1 open-source VLIW chip multiprocessor and efficiently handles instruction, data and thread-level parallelism. In addition, it supports a novel mechanism for the dynamic creation, and allocation of software threads to uncommitted processor cores by implementing key POSIX Threads primitives directly in hardware, as custom instructions. In this study, the BioThreads core is used to accelerate the calculation of the oxygen saturation map of living tissue in an experimental setup consisting of a high speed image acquisition system, connected to an FPGA board and to a host system. Results demonstrate near-linear acceleration of the core kernels of the target blood perfusion assessment with increasing number of hardware threads. The BioThreads processor was implemented on both standard-cell and FPGA technologies; in the first case and for an issue width of two, full real-time performance is achieved with 4 cores whereas on a mid-range Xilinx Virtex6 device this is achieved with 10 dual-issue cores. An 8-core LE1 VLIW FPGA prototype of the system achieved 240 times faster execution time than the scalar Microblaze processor demonstrating the scalability of the proposed solution to a state-of-the-art FPGA vendor provided soft CPU core.
medical interventions as these are based on hard facts, derived in real-time from physiological data [1] , [2] . In the area of biomedical image processing, a number of imaging methods have been proposed over the past few years including laser Doppler [3] , optical coherence tomography [4] and more recently, imaging photoplethysmography (IPPG) [5] , [6] ; However, none of these techniques can attain their true potential without a real-time biomedical image processing system based on very large scale integration (VLSI) systems technology. For instance, the quality and availability of physiological information from an IPPG system is directly related to the frame size and frame rate used by the system. From a user perspective, the extent to which such a system can run in real-time is a key factor in its usability, and practical implementations of the system ultimately aim to be standalone and portable to achieve its full applicability. This is an area where advanced computer architecture concepts, routinely utilized in high-performance consumer and telecoms systems-on-chip (SoC) [7] , can potentially provide the required data streaming and execution bandwidth to allow for the real-time execution of algorithms that would otherwise be executed offline (in batch mode) using more established techniques and platforms (e.g., sequential execution on a PC host). A quantitative comparison in this study (results and discussion) illustrates the foreseen performance gains, showing that a scalar embedded processor is six times slower than the single-core configuration of our research platform.
Such SoC-based architectures typically include scalar embedded processor cores with a fixed instruction-set-architecture (ISA) which are widely used in standard-cell (ASIC) [8] and reconfigurable (FPGA)-based embedded systems [9] . These processors present a good compromise for the execution of generalpurpose codes such as the user interface, low-level/bandwidth protocol processing, the embedded operating system (eOS) and occasionally, low-complexity signal processing tasks. However, they lack considerably in the area of high-throughput execution and high-bandwidth data movement as is often required by the core algorithms in most signal processing application domains. An interesting comparison of the capabilities of three such scalar engines targeting field-programmable technologies (FPGAs) is given in [10] .
To relieve this constraint, scalar embedded processors have been augmented with DSP coprocessors in both tightly-coupled [11] and loosely-coupled configurations [12] to target performance-critical inner loops of DSP algorithms. A side-effect of this approach is the lack of homogeneity in the SoC platform programmer's model which itself necessitates the use of complex 'mailbox-type' [13] communications and the programmermanaged use of multiple address spaces, coherency issues and DMA-driven data flows, typically under the control of the scalar CPU.
Another architectural alternative is the implementation of the core DSP functionality using custom (hardwired) logic. Using established methodologies (register-transfer-level design, RTL) this task involves long development and verification times and results in systems that are of high performance yet, they are only tuned to the task at hand. Also, these solutions tend to offer little or no programmability, making difficult their modification to reflect changes in the input algorithm. In the same architectural domain, the synthesis of such hardwired engines from high level languages (ESL synthesis) is an area of active research in academia [14] , [15] (academic efforts targeting ESL synthesis of Ada and C-descriptions); Industrial tools in this area have matured [16] [17] [18] (commercial offerings targeting C++, C and UML&C++) to the point of competing favorably with hand-coded RTL implementations, at least for certain types of designs [19] .
A potent solution to high performance VLSI systems design is provided by configurable, extensible processors [20] . These CPUs allow the extension of their architecture (programmer model and ISA), and microarchitecture (execution units, streaming engines, coprocessors, local memories) by the system architect. They typically offer high performance, full programmability and good post-fabrication adaptability to evolving algorithms through the careful choice of the custom ISA and execution/storage resources prior to committing to silicon. High performance is achieved through the use of custom instructions which collapse data flow graph (DFG) sub-graphs (especially those repeated many times [21] ) into one or more multi-input, multi-output (MIMO) instruction nodes. At the same time, these processors deliver better power efficiency compared to non-extensible processors, via the reduction in the dynamic instruction count of the target application and the use of streaming local memories instead of data caches.
All the solutions to develop high-performance digital engines for consumer, and in this case, biomedical image processing mentioned so far suffer from the need to explicitly specify the software/hardware interface and schedule communications across that boundary. This research proposes an alternative, all-software solution, based on a novel, configurable, extensible VLIW chip-multiprocessor (CMP) based on an open-source VLIW core [22] [23] [24] and targeting both FPGA and standard-cell (ASIC) silicon. The VLIW architectural paradigm was chosen as such architectures efficiently handle parallelism at the instruction (ILP) and data (DLP) levels. ILP is exploited via the static (compile-time) specification of independent RISC-ops (referred to as "syllables" or RISCops) per VLIW instruction whereas DLP is exploited via the compiler-directed unrolling and pipelining of inner loops (kernels). Key to this is the use of advanced compilation technology such as Trimaran [25] for fully-predicated EPIC architectures or VEX [26] for the partially-predicated LE1 CPU [27] , the core element of the BioThreads CMP used in this work. A third form of parallelism, thread level parallelism (TLP) can be explored via the instantiation of multiple such VLIW cores, operating in a shared-memory ecosystem. The BioThreads processor addresses all three forms of parallelism and provides a unique hardware mechanism with which software threads are created and allocated to uncommitted LE1 VLIW cores via the use of custom instructions implementing key POSIX Threads (PThreads) primitives directly in hardware.
A. Multithreaded Processors
Multithreaded programming allows for the better utilization of the underlying multiprocessor system by splitting up sequential tasks such that they can be performed concurrently on separate CPUs (processor contexts) resulting in a reduction of the total task execution time and/or the better utilization of the underlying silicon. Such threads are disjoint sections of the control flow graph that can potentially execute concurrently subject to the lack of data dependencies. Multithreaded programming relies on the availability of multiple CPUs capable of running concurrently in a shared-memory ecosystem (multiprocessor) or as a distributed memory platform (multicomputer). Both multiprocessor and multicomputers fall in two major categories depending on how threads are created and managed: a) programmer-driven multithreading (potentially with OS software support), known as explicit multithreading and b) hardware generated threads (implicit multithreading). A very good overview of explicit multithreaded processors is given in [28] .
1) Explicit Multithreading: Explicit multithreaded processors are categorized in: a) Interleaved multithreading (IMT) in which the CPU switches to another hardware thread at instruction boundaries thus, effectively hiding long-latency operations (memory accesses); b) Blocked multithreading (BMT) in which a thread is active until a long-latency operation is encountered; c) Simultaneous multithreading (SMT) which relies on a wide (ILP) pipeline to dynamically schedule operations across multiple hardware threads. Explicit multithreaded architectures have the form of either chip multiprocessors (shared-memory ecosystem) or multicomputers (distributed memory ecosystem). In both cases, special OS thread libraries (APIs) control the creation of threads and make use of the underlying multicore architecture (if one is provided) or time-multiplex the single CPU core. Examples of such APIs for shared-memory multithreading are the POSIX Threads (PThreads) and MPI for distributed memory multicomputers. PThreads in particular allows for explicit creation, termination, joining and detaching of multiple threads and provides further support services in the form of mutex and conditional variables. Notable machines supporting IMT include the HEP and the Cray MTA; More recent explicit-multithreading VLIW CMPs include amongst others the SiliconHive HIVEFLEX CSL2500 Communications processor (multicomputer architecture) [29] and the Fujitsu FR1000 VLIW media multicore (multiprocessor architecture) [30] . In the academic world, the most notable offerings in the re-configurable/extensible VLIW domain include the tightly-coupled VLIW/datapath architecture [31] and the ADRES architecture [32] . In the biomedical signal processing domain very few references can be found; A CMP architecture based on a commercial VLIW core was used for the real-time processing of 12-lead ECG signals in [33] .
2) Implicit Multithreading: Prior research in hardware managed threads (implicit multithreading) includes the SPSM and WELD architectures [34] [35] [36] . The single-program speculative multithreading (SPSM) method uses fork and merge operations to reduce execution time. Extra work by the compiler is required to find code blocks which are data independent; when such blocks are found, the compiler inserts extra instructions to inform the hardware to run the data independent code concurrently. When the executing thread (master) reaches a fork instruction, a second thread is started at another location in the program. Both threads then execute and when the master thread reaches the location in the program from which the second thread started, the two threads are merged together. The WELD architecture uses branch prediction as a method of reducing the impact of pipeline restarts due to control flow changes. Due to the organization of modern processors if a branch is taken this requires the pipeline to be restarted and the instructions in the branch shadow be squashed, resulting in wasted issue slots. A way around this inefficiency is to run two or more threads concurrently and each thread to run the code if a branch is taken or not (thus following both control flow paths). Later on, when it is discovered whether a branch is definitely taken or not taken, the correct speculative thread is chosen (and becomes definite) whereas the incorrect thread is squashed. This removes the need to re-fill the pipeline with the correct instructions as both branch paths are concurrently executed. This method requires extra work by the compiler which introduces extra instructions (fork/bork) to inform the processor that it needs to run both branch paths as separate threads.
B. The BioThreads CMP
The BioThreads VLIW CMP is termed a hardware-assisted, explicit multithreaded architecture (software threads are user specified, thread management is hardware based) and is differentiated to offerings in that area via a) Its hardware PThreads primitives and b) its massive scalability which can range from a single-thread, dual-issue core to a theoretical maximum of 4 K (256 contexts 16 hypercontexts) shared memory hardware threads in each of the maximum 256 distributed memory multicomputers, for a theoretical total of 1 M threads, on up to 256-wide (VLIW issue slots) cores. Clearly these are theoretical maxima as in such massively-parallel configurations, the latency of the memory system (within the same shared memory multiprocessor) is substantially increased, potentially resulting in sub-optimal single-thread performance unless aggressive compiler-directed loop unrolling and pipelining is performed.
C. Research Contributions
The major contributions of this research are summarized as follows: a) A configurable, extensible, chip-multiprocessor has been developed based on the open-source LE1 VLIW CPU, capable of performing key PThreads primitives directly in hardware. This is a unique feature of the LE1 (and BioThreads) engine and uniquely differentiates it from other key research such as hardware primitives for remote memory access [37] . In that respect, the BioThreads core can be thought of as a hybrid between an OS and a collection of processors, delivering services (execution bandwidth and thread handling) to a higher order system and moving towards the real-time execution of compute-bound biomedical signal processing codes. b) The use of such a complex processing engine is advocated in the biomedical signal processing domain such as the real-time blood perfusion calculation. Its inherent, multiparallel scalability allows for the real-time calculation of key computational kernels in this domain. c) A unified, software-hardware flow has been developed so that all algorithm development takes place in the MATLAB environment, followed by automatic C-code generation and its introduction to the LE1 tool chain. This is a well encapsulated process which ensures that the biomedical engineer is not exposed to the intricacies of real-time software development for a complex, multicore, SoC platform; at the same time this methodology results in a working embedded system directly implementing the algorithmic functionality specified in the MATLAB input description with minimum user guidance.
II. THE BIOTHREADS ENGINE
The BioThreads CMP is based on the LE1 open-source processor which it extends with execution primitives to support high speed image processing and dynamic thread allocation and mapping to uncommitted CPU cores. The BioThreads architecture specifies a hybrid, shared-memory multiprocessor/distributed memory multicomputer. The multiprocessor aspect of the BioThreads architecture falls in between the two categories (explicit and implicit) as it requires the user to explicitly identify the software threads in the code but at the same time, implements hardware support for the creation/management/synchronization/termination of such threads. The thread management in the LE1 provides full hardware support for key PThread primitives such as pthread_create/join/exit and pthread_mutex_init/lock/trylock/unlock/destroy. This is achieved with a hardware block, the thread control unit (TCU), whose purpose is the service of these custom hardware calls and the start and stop execution of multiple LE1 cores. The TCU is an explicit serialization point which multiple contexts (cores) compete for access; PThreads command requests are internally serialized and the requesting contexts served in turn. The use of the TCU removes the overhead of an operating system for the LE1 as low-level PThread services are provided in hardware; a typical pthread_create instruction completes in less than 20 clocks. This is a unique feature of the LE1 VLIW CMP and the primary differentiator with other VLIW multicore engines. Fig. 1 depicts a high level overview of the BioThreads engine. The main components are the scalar platform, consisting of a service processor (the Xilinx Microblaze, 5-stage pipeline 32-bit CPU), its subsystem based on the CoreConnect [38] bus architecture, and finally, the LE1 chip multiprocessor (CMP) which executes the signal processing kernels. Fig. 2 depicts the internal organization of a single LE1 context.
• The CPU consists of the instruction fetch engine (IFE), the execution core (LE1_CORE), the pipeline controller (PIPE_CTRL) and the load/store unit (LSU). The IFE can be configured with an instruction cache or alternatively, a closely-coupled instruction RAM (IRAM). These are accessed every cycle and return a long instruction word (LIW) consisting of multiple RISCops for decode and dispatch. The IFE controller handles interfacing to the external memory for ICache refills and provides debug capability into the ICache/IRAM. The IFE can also be configured with a branch predictor unit, currently based on the 2-bit saturating counter scheme (Smith predictor) in both set-associative and fully-associative (CAM-based) organization.
• The LE1_CORE block includes the main execution datapaths of the CPU. There are a configurable number of clusters, each with its own register set. Each cluster includes an integer core (SCORE), a custom instruction core (CCORE) and optionally, a floating point core (FPCORE). The integer and floating-point datapaths are of unequal pipeline depth; however, they maintain a common exception resolution point to support a precise exception programmer's model. • PIPE_CTRL is the primary control logic. It is a collection of interlocked, pipelined state machines, which schedule the execution datapaths and monitor the overall instruction flow down the processing and memory pipelines. PIPE_CTRL maintains the decoding logic and control registers of the CPU and handshakes the host during debug operations.
• The LSU is the primary path of the LE1_CORE to the system memory. It allows for up to ISSUE_WIDTH (VLIW architectural width) memory operations per cycle and directly communicates with the shared data memory (STRMEM). The latter is a multibank, 2 or 3-stage pipelined cross-bar architecture which scales reasonably well (in terms of speed and area) for up to 8 clients, 8 banks (8 8), as shown in Table I and Table II . Note that the number of such banks and number of LSU clients (LSU_CHANNELS) are not necessarily equal, allowing for further microarchitecture optimizations. This STRMEM block organization is depicted in Fig. 3 .
• Finally, to allow for the exploitation of shared-memory TLP, multiple processing cores can be instantiated in a CMP configuration as shown in Fig. 4 . The figure depicts a dual-LE1, single-cluster BioThreads system interfacing to the common streaming data RAM.
III. THE THREAD CONTROL UNIT
Thread management and dynamic allocation to hardware contexts takes place in the TCU. This is a set of hierarchical state machines, responsible for the management of software threads and their allocation to execution resources (HC, hypercontexts). It accepts PThreads requests from either the host or any of the executing hypercontexts. It maintains a series of hardware (state) tables, and is a point of synchronization amongst all executing hypercontexts. Due to the need to directly control the operating mode of every hypercontext (HC) while having direct access to the system memory, the TCU resides in the DEBUG_IF (Fig. 1) where it makes use of the existing hardware infrastructure to stop, start, R/M/W memory and communicate with the host. A critical block in thread management is the Context TCU which manages locally (per context, in the PIPE_CTRL block) the distribution of PThreads instructions to the centralized TCU. Each clock, one of the active HCs in a context arbitrates for the use of the context TCU; When granted access, the command requested is passed on to the TCU residing in the DBG_IF for centralized processing. Upon completion of the PThreads command, the Context TCU returns (to the requesting HC) the return values, as specified by that command. Fig. 5 depicts the thread control organization in the context of a single shared-memory system.
The figure depicts a system containing contexts (0 through to ); For simplicity, each context contains two hypercontexts (HC0, HC1) and has direct access to the system-wide STRMEM for host-initiated DMA transfers and/or recovering the argument for void pthread_exit(void *value_ptr). The supported commands are listed in Table III. TABLE I  BIOTHREADS REAL-TIME PERFORMANCE (DUAL-ISSUE LE1 CORES, FPGA AND ASIC)   TABLE II  BIOTHREADS REAL-TIME PERFORMANCE (QUAD-ISSUE 
IV. BIOMEDICAL SIGNAL PROCESSING APPLICATION: IPPG
The application area selected to deploy the BioThreads VLIW-CMP engine for real-time biomedical signal processing was photoplethysmography (PPG), which is the measurement of blood volume changes in living tissue using optical means. PPG is primarily used in Pulse Oximetry for the point-measurement of oxygen saturation. In this application, PPG is implemented from an area measurement. The basic concept of this implementation, known as imaging PPG (IPPG), is to illuminate the tissue with a homogeneous, nonionizing light source and to detect the reflected light with a 2D sensor array. This yields a sequence of images (frames) from which a map (over the illuminated area) of the blood volume changes can be generated, for subsequent extraction of physiological parameters. The use of multiple wavelengths in the light source enables the reconstruction of blood volume changes at different depths of the tissue (due to the different penetration depth of each wavelength), yielding a 3D map of the tissue function. This is the principle of operation of real-time IPPG [39] . Such functional maps have numerous applications in clinical diagnostics, including the assessment of the severity of skin burns or wounds, of cardiovascular surgical interventions and of overall cardiovascular function. The overall IPPG system architecture is depicted in Fig. 6 .
A reflection-mode IPPG setup was deployed for the validation experiment in this investigation, the basic elements of which are a ring-light illuminator with arrays of red (660 nm) and infrared (880 nm) LEDS, a lens and a high sensitivity camera [40] as the detecting element, and the target skin tissue as defined by its optical coefficients and geometry. The use of the fast digital camera enables the noncontact measurement at a sufficiently high sampling rate to allow PPG signal reconstruction from a large and homogeneously illuminated field of view at more than one wavelength, as shown in Fig. 7 .
The acquisition hardware synchronizes the illumination unit with the camera in order to perform multiplexed acquisition of a sequence of images of the area of interest. For optimum signal quality during acquisition, the subject is seated comfortably and asked to extend their hand evenly onto a padded surface; and ambient light is kept to a minimum.
The IPPG system typically consists of three processing stages (pre, main, post) as shown in Fig. 8 . Preprocessing comprises an optional image stabilization stage, where its use is largely dependent on the quality of the acquisition setting. It is typically performed on each whole raw frame prior to the storage of raw images in memory and it can be implemented using a region of interest of a fixed size, meaning that its processing time is a function of frame rate but is independent of raw image size. The main processing stage comprises the conversion of raw data into the frequency domain, requiring a minimum number of frames, i.e., samples, to be performed. Conversion to the frequency domain is performed once for every pixel position in the raw image, and the number of data points per second of time-domain data to convert is determined by the frame rate, meaning that the processing time for this stage is a function of both frame rate and size. The postprocessing stage comprises the extraction of application-specific physiological parameters from time or frequency domain data and consists of operations such as statistical calculations and unit conversions (scaling and offsetting) of the processed data, which require relatively low processing power.
The ultimate scope of this experiment was to evaluate the performance of the BioThreads engine as a signal processing platform for IPPG, which was achieved by simplifying the processing workflow of the optophysiological assessment system [39] . Having established that image stabilization is easily scalable as it is performed frame-by-frame on a fixed-size segment of the data, the preprocessing stage was disregarded for this study. The FFT cannot be performed point-by-point, and thus poses the most significant constraint to the scalability of the system. The main processing stage was thus targeted in this study as the representative process of the system, and the resultant workflow consisted of the transformation of detected blood volume changes in living tissue to the frequency domain via FFT followed by extraction of physiological parameters for blood perfusion mapping. By employing the principles relating to photoplethysmography (PPG), blood perfusion maps were generated from the power of the PPG signals in the frequency domain. The acquired image frames were processed as follows: a) Two seconds worth of image data (60 frames of size 64 64 pixels at 8-bit resolution) were recorded with the acquisition system. b) The average fundamental frequency of the PPG signal was manually extracted (1.4 Hz). c) Data were streamed to the BioThreads platform and the 64-point fast Fourier transform (FFT) of each pixel was calculated. This was done by taking the pixel values of all image frames for a particular pixel position to form a pixel value vector in the time domain. d) The Power of the FFT tap corresponding to the PPG fundamental frequency was copied into a new matrix at the same coordinates of the pixel (or pixel cluster) under processing. In the presence of blood volume variation at that pixel (or pixel cluster) the power would be larger than if there was no blood volume variation. Repeating (d) for all the remaining pixels (clusters) provides a new matrix (image) whose elements (pixels) depend on the detected blood volume variation power. This technique allows the generation of a blood perfusion map, as a high PPG power can be attributed to high blood volume variation and ultimately to blood perfusion. Fig. 9 illustrates in a simplified diagrammatic representation the algorithm discussed above, and Fig. 10 illustrates the output frame after the full image processing stage.
The algorithm was prototyped in the MATLAB environment and subsequently translated to C using the embedded MATLAB compiler (emlc) for compilation on the VLIW CMP. The emlc enables the output of C from MATLAB functions. Using emlc, the function required is run with the example data and C code is generated by MATLAB. In this example the data was a full dataset of two seconds worth of images in a one dimensional array. This generated C code is a function which can be compiled and run in a handheld (FPGA-based) system. Alongside this function a driver function was written to setup the input data and call the function. The function computes the whole frame. To be able to split this over multiple LE1 cores the code was modified to include a start and end value. This was a simple change which included altering the loop variables within the C code. In MATLAB there was an issue exporting a function which used loop variables that were passed to the function. These values are computed by the driver function and passed to the generated function.
Example of code (pseudocode): Generated by MATLAB:
autogen_func(inputArray, outputArray); This way the number_of_threads constant can be easily altered and the code does not need to be rewritten/reexported. Both the MATLAB generated function and the driver function are then compiled using the LE1 tool-chain to create the machine code to run in simulation as well as on silicon.
The system front-end of Fig. 11 is implemented in LabVIEW and executes on the host system. The acquisition panel is used to control the acquisition of frames and to send the raw imaging data to the FPGA-resident BioThreads engine for processing. Upon completion, the processed frame is returned for display in the analysis panel, where the raw data is also accessible for further analysis in the time-domain.
V. RESULTS AND DISCUSSION
This section presents the results of a number of experiments when using the BioThreads platform for the real-time blood-volume change calculation. These results are split into two major sections: A) Performance (real-time) results, pertaining to the real-time calculation of the blood perfusion map, and B) SoC platform results. The latter include data such as area, maximum frequency, when targeting a Xilinx Virtex6 LX240T FG1156 [41] FPGA and a 0.13 , 1-poly, 8-metal (1P8M) standard-cell process. It should be noted that the FPGA device is on a near-state-of-the-art silicon node (40 nm, TSMC) whereas the available standard-cell library in our research lab is rather old. As such, the performance differential (300 MHz for the standard-cell compared to the 100 MHz for the FPGA target in Tables I and II) is certainly not representative of that expected when targeting a standard cell process at an advanced silicon node (40 nm and below).
A. Performance Results
The 60 frames were streamed onto the target platform and the processors started executing the IPPG algorithms. Upon completion, the computed frame was returned to the host system for display. Table I shows the real execution time for the 2-wide LE1 system (VLIW CMP consisting of dual-static-issue cores) of the FPGA platform; ASIC results were obtained from simulation.
The results shown in the tables are arranged in columns under the following headings:
• Config: The macroarchitecture of the BioThreads engine in LE1_CORES MEMORY_BANKS • LE1 Cores: Identifies the number of execution cores on the LE1 subsystem.
• Data Memory Banks: The number memory banks as depicted in Fig. 3 (and thus, the maximum number of concurrent load/store operations supported by the streaming memory system). This plays a major role in the overall system performance as will be shown below. The remaining three parameters have been measured on an FPGA platform (100 MHz LE1 subsystem and service processor, as shown on Fig. 1 ) or derived from RTL simulations (ASIC implementation). Both sets of results were obtained without and with custom instructions for accelerating the FFT calculation.
• Cycles: The number of clock cycles taken when executing the core signal processing algorithm.
• Real time (sec): The real time taken to execute the algorithm (measured by the service processor for FPGA targets, calculated by RTL simulation for the ASIC target).
• Speedup: The relative speedup of BioThreads configuration compared to the degenerate case of a single-context, single-bank, FPGA solution without the FFT custom instructions. From a previous study on signal processing kernel acceleration (FFT) on the LE1 processor [42] , it was concluded that the best performance is achieved with user-directed function in-lining, compiler-driven loop unrolling and custom instructions. Using the above methods an 87% cycle reduction was achieved thus making possible the execution of the IPPG algorithm steps in real-time.
A subset of the speedup results of Table I (dual-issue performance) are plotted in Fig. 12 . Speedup was calculated in reference to the 1 1 reference configuration with no optimizations. As shown, there is a maximum speed up of 125 on the standard-cell target and 41 on the FPGA target (ASIC implementation is 3 faster compared to the FPGA), with full optimizations and custom instructions. With respect to the number of memory channels, best performance is achieved when the number of cores in the BioThreads engine equals the number of memory banks. This is expected as memory bank conflicts increase for . Fig. 13 shows the speedup values for the quad-issue configurations (subset of results from Table II) . There is a similar trend in the shape of the graph as was seen in the dual-issue results and the same dependency on the number of memory banks is clearly seen. The "Real Time (sec)" values in Tables I and  II highlighted in grey identify the BioThreads configurations whose processing time is less than the acquisition time. These 14 configurations are instances of the BioThreads processor that achieve real-time performance. On an FPGA target, real-time is achieved with 8 quad-core LE1's and a 4/8-bank memory system. The FPGA device chosen (Virtex6 LX240T) can accommodate only 5 such LE1 cores (along with the service processor system) and thus, can't achieve the real-time constraint. For the dual-issue configuration however, near-real-time performance is achieved with 8 cores and a 4 or 8-bank streaming memory (acquisition time of 2.00 s, processing of 2.85 s and 2.16 s respectively). Finally, full real-time is achieved cores memory banks. These configurations can be accommodated on the target FPGA and thus are the preferred configurations of the BioThreads engine for this study.
On a rather old standard-cell technology, both dual and quadissue configurations achieve the required post-layout speed of 300 MHz. In the first case, 4 cores and a 2-bank memory system are sufficient; for quad-issue cores a 4 core by 1-bank system is sufficient. Configurations around the acquisition time of 2 sec could be considered as viably 'real-time' as the subsecond time difference may not be noticeable in the clinical environment or be important in the final use of the processed data.
An interesting comparison for the FPGA targets is with the Microblaze processor provided by the FPGA vendor. The latter is a 5-stage, scalar processor (similar to the ARM9 in terms of microarchitecture) with 32 K Instruction and Data caches. Write-through configuration was selected for the data cache to reduce the PLB interconnect traffic.
The code was recompiled for the Microblaze using the gcc toolchain with -O3 optimizations and run in single-thread mode as that processor is not easily scalable; Running it in PThreads mode involves substantial OS intervention thus, the total runtime is longer than that for a single thread. The application took 864 sec (0.07 fps) to execute on a 62.5 MHz FPGA board, which is 9.6 times slower than the dual-issue reference 100 MHz single-core LE1 (Table I, 1 1 configuration, 90.17 s) . Extrapolating this figure to the LE1 clock of 100 MHz and assuming no memory subsystem degradation (an optimistic assumption), shows that the Microblaze processor is 6 times slower than the reference LE1 configuration (0.11 fps); Finally, compared to the maximal dual-issue (configuration 8 8) of Table I with full optimizations, the scalar processor proved to be more than 240 times slower (525.00 s versus 2.16 s).
A final evaluation of the performance of the BioThreads platform was carried out against the (simulated) VEX VLIW/DSP. The VEX ISA is closely related to the Multiflow TRACE architecture and a commercial implementation of the ISA is the ST Microelectronics ST210 series of VLIW cores. The VLIW ISA has good DSP support since it includes 16/32-bit multiplications, local data memory, instruction and data prefetching and is supported by a direct descendant of the Multiflow trace scheduling compiler. The simulated VEX processor configuration included a 32 K, 2-way ICache and a 64 K, 4-way, write-through data cache whereas the BioThreads configuration used included a direct instruction and data memory system. Both processors executed the single-threaded version of the workload as there was no library/OS support in VEX for the PThreads primitives included in the BioThreads core.
Table IV depicts the comparison in which it is clear that the local instruction/data memory system of the Biothreads core play an important role in the latter achieving 62.00% (2-wide) and 54.21% (4-wide) better clocks compared to the VEX CPU.
As with any engineering study, the chosen system very much depends on tradeoffs between speed and area costs. These are detailed in the next section.
1) VLSI Platform Results:
This section details the VLSI implementation of a number of configurations of interest of the BioThreads engine implemented on both standard-cell (TSMC 0. 13 1 Poly, 8 metal, high-speed process) and a 40 nm state-of-the-art FPGA device (Xilinx Virtex6 LX240T-FF1156-1).
2) Xilinx Virtex6 LX240T-FF1156-1: To provide further insight on the use of advanced system FPGAs when implementing a CMP platform, the BioThreads processor was targeted to a midrange device from the latest Xilinx Virtex6 family. IMULTs, 1 LSU_CHANNEL per LE1 core, 8-banks STRMEM): 1, 2 and 4 LE1 cores. In this case, the same amount of IRAM and DRAM was chosen, for a total memory of 384 KB, 512 KB, and 1024 KB respectively. Both dual and quad-issue configurations included a Microblaze 32-bit scalar processor system (5-stage pipeline, no FPU, no MMU, 8 K ICache and DCache/Write-through, acting as the service processor) with a 32-bit single PLB backbone, to interface to the camera, stream-in frames, initiate execution on the BioThreads processor and extract the processed results (Oxygen map) upon completion. Note that the service processor in these implementations are lower-spec to the standalone Microblaze processor used in the performance comparison at the end of the previous section as the Microblaze does not participate in the computations in this case. The Xilinx Kernel RTOS (Xilkernel) was used to provide basic software services (stdio) to the service processor and thus, to the rest of the BioThreads engine. Finally, the calculated Oxygen map was returned to the host system for display purposes in the LABVIEW environment.
The dual-issue configurations achieved the requested operating frequency of 100 MHz (this is the limit at which both the Microblaze platform and the BioThreads engine can operate with the external DDR3; however, the 4-wide configurations exposed a critical path for at that target frequency resulting in a lower overall system speed of 83.3 MHz. -For the case where only the on-board block RAM is used, this is significantly increased). Table V depicts the post-synthesis results for the dual-issue platforms whereas Table VI depicts the synthesis results for the quad-issue platforms.
The above tables include the number of LE1 cores in the BioThreads engine (Contexts), the absolute and relative (for the given device) number of LUTs, flops and block RAMs used, and the number of LUTs and flops per the total number of issue slots for the VLIW CMP. The latter two metrics are used to compare the hardware efficiency of the 2-wide and 4-wide configurations.
A number of interesting conclusions are drawn from the data: The 2-wide LE1 core is 27.12% to 29.60% more efficient (LUTs per issue slot) compared to the 4-wide core. This is expected and it is attributed to the overhead of the pipeline bypass network. The internal bypassing for one operand is shown in Fig. 14 however, the LSU bypass paths are not depicted in the figure for clarity.
The quad-issue configurations exhibit substantial multiplexing overhead as the number of source operands is doubled ( 32-bit operands per VLIW core) with each, tapping to ISSUE_WIDTH * 2 (IALU) + ISSUE_WIDTH * 2 (IMULT) + ISSUE_WIDTH *2 (LSU) result buses.
In terms of absolute silicon area, the Virtex6 device can accommodate up to 11 dual-issue LE1 cores ( issue slots per cycle) and up to 5 ( issue slots per cycle) quad-issue cores (with the service processor subsystem present in both cases); the quad-issue system however achieves 83 MHz instead of the required (by Table I ) 100 MHz for real-time operation. This suggests that the lower issue-width configurations are more beneficial for applications exhibiting good TLP (many independent software threads) while exploiting a lower amount of ILP. As shown in the performance (real-time) section, the IPPG workload exhibits substantial TLP thus making the 2-wide configurations more attractive.
3) Standard-Cell (TSMC0.13LV Process): For the standard-cell (ASIC) target, dual-issue (2 IALUs, 2 IMULTs, 2 LSU_CHANNELS, 4 memory banks) and quad-issue (4 IALUs, 4 IMULTs, 4 LSU_CHANNELS, 8 memory banks) configurations were used in 1, 2, 3 and 4 cores organizations. To facilitate collection of results after long RTL-simulation runtimes, a scripting mechanism was used to automatically modify the RTL configuration files, execute RTL (presynthesis) regression tests, perform front-end synthesis (Synopsys dc_shell, nontopographical mode) and execute postsynthesis simulations. Fig. 15 shows the postroute (real silicon) area of the configurations studied. In this case, the 4-wide is only 15.59% larger than the 2-wide processor with that number increasing to 18.96%. The postroute area of a 4-core, dual-issue and a 3-core quad-issue system are nearly identical and these are the configurations depicted in Fig. 16 . 
VI. CONCLUSIONS
This work discussed the methodology and evaluated the feasibility of using a novel, configurable VLIW CMP for accelerating biomedical signal processing codes. Experts in the biomedical signal processing domain require advanced processing capabilities without having to resort to the expertise routinely utilized in the consumer electronics and telecommunications domains were the silicon platform is designed by one team, benchmarked and optimized by a second team and programmed by a third. A deliberate choice was made to stay within the reach of tools routinely utilized by biomedical signal processing practitioners, such as MATLAB and LABVIEW; The BioThreads tools infrastructure was designed to facilitate C-level programmability in the particular application domain.
Use of the configurable, extensible BioThreads engine was demonstrated for computing, in real-time/near-real-time blood perfusion of living tissue, using algorithms developed in the Embedded MATLAB subset; The autogenerated C code was passed on to the toolchain which compiled it into an application binary and performed coarse architecture space evaluation to identify the best BioThreads configurations that achieve the required level of performance. Following that, the code was loaded onto the CMP, residing on the FPGA and datasets were streamed from the host system (via the LABVIEW front-end) for accelerated calculation.
This work presented a custom signal processing engine capable of a high data-processing throughput at a significantly lower operating frequency than general purpose processors. In the context of imaging PPG, real-time capability was demonstrated for a frequency-domain processing on 64 64 pixel images at 30 frames per second. The system is easily scalable via its parameterization and allows for real-time execution on larger frame sizes and/or faster frame rates. Further work will investigate the introduction of single-instruction, multiple-data (SIMD) processor state and custom image processing vector instructions and their effect on accelerating algorithmic kernels from the same domain.
